2022 Program Grid

The 2022 program is tentative and subject to change. 

7:45 - 8:00 AMWelcome Coffee Service
8:00 - 9:00 AMKeynote
9:00 - 10:30 AMAn end-to-end approach to design and Verify Battery Management Systems: from Requirements to Virtual Field Testing What is new in IP-XACT IEEE Std. 1685-2022?Tutorial: The Open Source DRAM Simulator DRAMSys4.0

Exhibit Floor Open

(10:30 AM -6:30 PM)

10:30 - 11:00 AMAttendee Break 
11:00 - 12:30 PMSNPS: tbdStatic Signoff Best Practices - Learning and experiences from industry use casesVerification of High-Speed Links through IBIS-AMI ModelsRWTH Aachen
12:30 - 1:30 PMLunch 
1:30 - 3:00 PMVerification of Virtual Platform Models - What do we Mean with Good Enough?Verification of Inferencing Algorithm AcceleratorsUser Experience Design & EDA - Enable Collaboration on Functional CoverageWorkshop: Virtual Prototyping and Digital Twin
3:00 - 3:30 PMAttendee Break 
3:30 - 5:00 PMA Shift-left Methodology for an early power closure using PowerProBoost your productivity in FPGA & ASIC design and verification  
5:00 - 6:30 PMReception 
7:30 - 8:00 AMWelcome Coffee Service
8:00 - 8:15 AMOpening Session
8:15 - 9:15 AMKeynote
9:15 - 10:15 AMPanel
10:15 - 10:45 AMAttendee Break 

Exhibit Floor Open

(10:15 AM - 5:30 PM)

10:45 - 12:15 PMTechnical SessionTechnical SessionTechnical SessionTechnical Session
12:15 - 1:15 PMLunch 
1:15 - 2:45 PMTechnical SessionTechnical SessionTechnical SessionTechnical Session
2:45 - 3:15 PMAttendee Break 
3:15 - 4:45 PMTechnical SessionTechnical SessionTechnical SessionTechnical Session
4:45 - 5:45 PMPanel
5:45 - 6:15 PMClosing Session & Best Paper Award

More Information Coming Soon!

SCED-2022-Logo-500px