Welcome to DVCon Europe 2023!


November 14-15, 2023

Holiday Inn Munich – City Centre | Munich, Germany

Important Dates

May 1, 2023

Deadline to Submit Engineering Papers, Tutorials, and Panels

July 17, 2023

Deadline to Submit Research Papers

Call for Submissions

The Design and Verification Conference & Exhibition Europe (DVCon Europe) is the premier European technical conference on system, software, design, verification, validation and integration. It is a place where the latest methodologies and technologies of tools, languages, and standards for integrated and embedded systems and products are shared and discussed.

Applications of interest include (but not limited to) automotive, mobile communication, aerospace, healthcare, chip-cards, consumer and power electronics. DVCon Europe solicits submissions related to industrial application or by research in design and verification. Special interest areas are Digital Twin, Internet-of-Things, Functional Safety and Security, ML/AI, ADAS and Digitalization.

DVCon Europe 2023 accepts submissions of industrial and academic papers, tutorials and panels with highly technical content reflecting real life experiences as well as research topics.

Latest Blog Articles

Highlights of DVCon EU 2022

This post presents some of the highlights we jotted down the paper while attending DVCon Europe 2022 (6-7 December, Munich). This was the first face-to-face edition

Read More »

A DVCon Europe 2022 Summary

Jakob Engblom published his personal notes on DVCon Europe 2022 on his own blog. “The 2022 DVCon (Design and Verification) Europe conference was back in

Read More »

DVCon Europe 2022 Tutorials

The program for tutorial day (6th December) for DVCon Europe has been finished now! We are looking forward to 15 tutorials reflecting advances in Design

Read More »

DVCon Europe 2022 Keynotes

DVCon Europe 2022 Panels

Welcome from Munich

Message from Paul Kelleher, Vice President, Engineering, Qualcomm Ireland

Sneak Peek at Venue

Message from Lu Dai, Accellera Chair

Recent Publications

Tech Design Forum

DVCon events stick with virtual format and add speakers

Chris Edwards
eeNews Europe

Model-Based Automation of Verification Developments for Automitive SOCS

Aljoscha Kirchner, Jan-Hendrik Oetjens, Oliver Bringman
eeNews Europe

Extra keynotes for DVcon Europe

Nick Flaherty
New Electronics

DVCon Europe announces new speakers and an extensive technical programme

Neil Tyler
Elektronik I Norden

Ett effektivt sätt att verifiera RISC-V-kärnor

W. W. Chen, N. Tusinschi och T. L. Anderson, OneSpin Solutions
EENews Europe

Discovering Deadlocks in Memory Controller IPs

Jef Verdonck
4 / 512345

Photos From Previous Years

2023 Sponsors

Coming Soon