


Overview

- Power efficiency is key metric for mobile and industrial SoCs
- Active power management techniques are used to ensure low power consumption
- Power management architecture and intent is captured in UPF format and verified by Power-Aware (PA) verification
- Mixed-signal (MS) SoCs have on-chip power generation and management units
- PA verification extended to Mixed-Signal verification to increase verification coverage

Power Aware MS verification

- Reuse digital PA verification flow
- Analog-UPF boundary is connected through appropriate boundary connect elements (interface elements), power-to-electrical (P2E) and electrical-to-power (E2P)
- Analog power supplies are in sync with the state of power in the UPF hierarchy.
- The logic signal boundary elements derive voltage information from the state of primary power and ground of the power domain to which the logic signal belong


Power-Aware MS verification



MSPA verification for TPMS design

- MSPA verification is implemented for a Tire Pressure Measurement System (TPMS)
- The TPMS product has 9 power domains
- Has multiple operating modes and power states such as LF, LP/ULP, HP, PD and standby modes
- The power consumption ranges from few hundred nanoAmp in PD mode to many microAmps in HP mode
- UPF description used for power architecture definition of digital design

TPMS Design description



Power network and state verification

- Analog-on-Top MS verification environment derived from previous MS verification flow is re-used.
- Tests during MSPA verification verified power modes and state transitions covering state retention, isolation, voltage level-shifting and power-on and power shutoff scenarios
- SPICE netlist is used for custom power switches in power architecture to increase verification accuracy for few testscenarios.

Connectivity Mechanism

```

library IEEE;
use ieee.std_logic_1164.all;
use ieee.upf.all;

entity doore_wrapper is
port {
  pwr1v5 : in supply_net_type := (OFF, {others=>'0'}) ;
  pwr2v0 : in supply_net_type := (OFF, {others=>'0'}) ;
  pwr3v0 : in supply_net_type := (OFF, {others=>'0'}) ;
  gnd1 : in supply_net_type := (OFF, {others=>'0'}) ;

  dl1v5 : in std_logic;
  d2v0 : in std_logic;
  por : in std_logic;
  en1v5 : out std_logic;
  en2v0 : out std_logic;
  en3v0 : out std_logic;
  out_1v5 : out std_logic;
  out_2v0 : out std_logic;
};
end entity doore_wrapper;

upf version 2.0
load hier upf files
load upf "doore_wrapper/door_inst" ./upf/door_upf
set design_top doore_wrapper
set scope .
set synntop "door_inst"
create_power_domain pd_top -include_scope
if {USE_S1M}
  create_supply_port PWR1V5_n -domain pd_top
  create_supply_port PWR2V0_n -domain pd_top
  create_supply_port PWR3V0_n -domain pd_top
  create_supply_port GND1_n -domain pd_top
else
  power nets
  create_supply_net PWR1V5_n -domain pd_top
  create_supply_net PWR2V0_n -domain pd_top
  create_supply_net PWR3V0_n -domain pd_top
  create_supply_net GND1_n -domain pd_top
end if
if {USE_S1M}
  # ports connected to doore_wrapper ports for mixed-signal sim
  connect_supply_net PWR1V5_n -ports pwr1v5
  connect_supply_net PWR2V0_n -ports pwr2v0
  connect_supply_net PWR3V0_n -ports pwr3v0
  connect_supply_net GND1_n -ports gnd1
else
  connect_supply_net PWR1V5_n -ports PWR1V5_port
  connect_supply_net PWR2V0_n -ports PWR2V0_port
  connect_supply_net PWR3V0_n -ports PWR3V0_port
  connect_supply_net GND1_n -ports GND1_port
end if
set_domain_supply_net pd_top -primary_power_net PWR3V0_n -primary_ground_net GND1_n
  
```


```

Library IEEE;
use IEEE.electrical_systems.all;
use IEEE.upf.all;

entity E2P is
generic (voff : real := 0.2;
        vvn : real := 0.5;
        eps : real := 1.0e-3);
port (signal upfout : out supply_net_type;
      terminal vdd, vss : electrical);
end entity E2P;

architecture ams of E2P is
quantity vds across vdd to vss;
signal sds : real := 0.0;
begin
  upf : process (vds'above(sds+eps), vds'above(sds-eps))
  begin
    vds := vds;
    if sds <= voff then
      return supply := supply_off("upfout");
    else if sds >= vvn then
      return supply := supply_on("upfout", vds);
    else
      return supply := supply_partial_on("upfout", vds);
    end if;
  end process upf;
end architecture ams;
  
```

Boundary element behavior



Results of MSPA verification

