

# WEDNESDAY'S AGENDA

08:00 - 08:30	 <b>Welcome Coffee Service</b> <i>Room: Großer Saal Foyer</i>				Thank You to Our Sponsor: 
08:30 - 08:45	<b>Opening Session</b> <i>Room: Ballsaal</i>				
08:45 - 09:30	<b>Keynote: Driving Digitalization With A Boundary Free Innovation Platform</b> <i>Room: Ballsaal</i>		<b>Stefan Jockusch</b> Siemens PLM Software Inc.		
09:30 -10:00	 <b>Attendee Break</b> <i>Room: Großer Saal Foyer</i>				Thank You to Our Sponsor: 
10:00 - 11:30	<b>Tutorial 1 - Case Study of Verification Planning to Coverage Closure @ Block, Subsystem and System-on-Chip Level</b> <i>Room: Forum 4</i>	<b>Tutorial 2 - UVM Audit: Assessing UVM Testbenches to Expose Coding Errors and Improve Quality</b> <i>Room: Forum 5</i>	<b>Tutorial 3 - Efficient use of Virtual Prototypes in Hardware/Software Development and Verification</b> <i>Room: Forum 6</i>	<b>Tutorial 4 - Machine Learning Introduction and Exemplary Application in Embedded Wireless Platforms</b> <i>Room: Forum 7</i>	
10:00 - 19:00	<b>DVCon Europe Expo</b> <i>Room: Großer Saal</i>				
11:30 - 11:45	 <b>Attendee Break</b> <i>Room: Großer Saal</i>				Thank You to Our Sponsor: 
11:45 - 13:15	<b>Tutorial 5 - Accellera Portable Test and Stimulus: The Next Level of Verification Productivity is Here</b> <i>Room: Forum 4</i>	<b>Tutorial 6 - UVM Mixed Signal Extensions – Sharing Best Practice and Standardization Ideas</b> <i>Room: Forum 5</i>	<b>Tutorial 7 - Tutorial on RISC-V Design and Verification</b> <i>Room: Forum 6</i>	<b>Tutorial 8 -Firmware Firmly under Control: New Optimization and Verification Techniques for Application Specific Electronic Systems</b> <i>Room: Forum 7</i>	
13:15 - 14:15	<b>Luncheon</b> <i>Room: Großer Saal</i>				
14:15 - 15:45	<b>Tutorial 9 - Developing and Testing Automotive Software on Multi-SoC ECU Architectures using Virtual Prototyping</b> <i>Room: Forum 4</i> Thank You to Our Sponsor: 	<b>Tutorial 10 - Accelerating the Path from Idea to Silicon for Computer Vision and Deep Learning in Automotive ICs</b> <i>Room: Forum 5</i> Thank You to Our Sponsor: 	<b>Tutorial 11 - Making ISO26262 Functional Safety Verification a Natural Extension of Functional Verification</b> <i>Room: Forum 6</i> Thank You to Our Sponsor: 	<b>Tutorial 12 - Requirements Driven Design Verification Flow</b> <i>Room: Forum 7</i> Thank You to Our Sponsor: 	
15:45 - 16:00	 <b>Attendee Break</b> <i>Room: Großer Saal</i>				Thank You to Our Sponsor: 
16:00 - 17:30	<b>Tutorial 13 - Functional Safety Verification for ISO 26262-Compliant Automotive Designs - What's New and What's Needed</b> <i>Room: Forum 4</i> Thank You to Our Sponsor: 	<b>Tutorial 14 - Hardware and Software Co-verification in Hybrid HDL Simulation and Emulation Environment with QEMU</b> <i>Room: Forum 5</i> Thank You to Our Sponsor: 	<b>Tutorial 15 - Unifying Mixed-Signal and Low-Power Verification</b> <i>Room: Forum 6</i> Thank You to Our Sponsor: 	<b>Tutorial 16 - Using Mutation Coverage for Advanced Bug Hunting and Verification Signoff</b> <i>Room: Forum 7</i> Thank You to Our Sponsor: 	
17:30	<b>DVCon Reception &amp; Expo</b> <i>Room: Großer Saal</i>				Thank You to Our Sponsor: 

# THURSDAY'S AGENDA

07:30 - 08:00	 <b>Welcome Coffee Service</b> <i>Room: Großer Saal Foyer</i>			
08:00 - 08:15	<b>Opening Session</b> <i>Room: Ballsaal</i>			
08:15 - 09:00	<b>Keynote: Accelerating IoT Device Development - from Silicon to Developer Tools</b> <i>Room: Ballsaal</i>			<b>Philippe Magarshack</b> <i>STMicroelectronics</i>
09:15 - 10:30	<b>Panel: Using Next Generation Methods of Systems MODELLING and VIRTUAL PROTOTYPING to Revolutionise the Design, Verification and Manufacture of High Value, Complex Electromechanical Products across the Automotive Supply Chain</b> <i>Room: Ballsaal</i>			
10:00 - 18:30	<b>Exhibit Floor Open</b> <i>Room: Großer Saal</i>			
10:30 - 10:45	 <b>Attendee Break</b> <i>Room: Großer Saal</i>			
10:45 - 12:15	<b>Session 1 - TLM</b> <i>Room: Forum 4</i>	<b>Session 2 - SystemC</b> <i>Room: Forum 5</i>	<b>Session 3 - UVM 1</b> <i>Room: Forum 6</i>	<b>Session 4 - New Horizons in Functional Verification</b> <i>Room: Forum 7</i>
12:15 - 13:15	<b>Luncheon</b> <i>Room: Großer Saal Foyer</i>			
13:15 - 14:45	<b>Session 5 - Virtual Prototyping</b> <i>Room: Forum 4</i>	<b>Session 6 - Generating Stimulus</b> <i>Room: Forum 5</i>	<b>Session 7 - UVM II</b> <i>Room: Forum 6</i>	<b>Session 8 - Low Power Design and Verification</b> <i>Room: Forum 7</i>
14:45 - 15:15	 <b>Attendee Break</b> <i>Room: Großer Saal</i>			
15:15 - 16:45	<b>Session 9 - Virtual Platforms and Visualization</b> <i>Room: Forum 4</i>	<b>Session 10 - Functional Safety</b> <i>Room: Forum 5</i>	<b>Session 11 - Advanced Verification Techniques</b> <i>Room: Forum 6</i>	<b>Session 12 - AMS Verification</b> <i>Room: Forum 7</i>
16:45 - 17:30	<b>Panel: Accellera Town Hall Meeting and Q&amp;A</b> <i>Room: Ballsaal</i>			
17:30 - 18:30	<b>Closing Session &amp; Best Paper Awards</b> <i>Room: Großer Saal</i>			Thank You to Our Sponsor: 