Skip to content
Home
About
About DVCon Europe
DVCon Europe History & Archive
2014-2021 Awards
Steering Committee
DVCon Europe Conference Sponsor
Program
2022 Program Information
2022 Program Grid
Welcome Message From The General Chair
Keynote Speaker: Axel Jahnke
Keynote Speaker: Magnus Oestberg
Panel: Are processor/SoC discontinuities turning verification on its head?
Panel: 5G Chip Design Challenges and their Impact on Verification
SystemC Evolution Day
2022 Author Presentations
2021 Program Information
2021 Program Grid
PDF Program
Welcome Message From The General Chair
2021 Sponsors
2021 Best Paper and Poster Award Winners
Author/Poster Presentations
Tutorial Presentations
Keynote: Andreas Riexinger
Keynote: Dr. Petra Färm
Keynote: Satish Sundaresan
Keynote: Rashid Attar
Day 1 Panel: Anatomy of a Verification Flow
Day 2 Panel: Can ML be the Driver of Next-Generation Verification?
Virtual Experience Room (HUBS)
News/Media
News
Blog
Social Media
DVCon Europe Videos
DVCon Europe Photos
DVCon Europe 2022 Photos
DVCon Europe 2021 Photos
DVCon Europe 2019 Photos
DVCon Europe 2018 Photos
DVCon Europe 2017 Photos
DVCon Europe 2016 Photos
DVCon Europe 2015 Photos
DVCon Europe 2014 Photos
Menu
Home
About
About DVCon Europe
DVCon Europe History & Archive
2014-2021 Awards
Steering Committee
DVCon Europe Conference Sponsor
Program
2022 Program Information
2022 Program Grid
Welcome Message From The General Chair
Keynote Speaker: Axel Jahnke
Keynote Speaker: Magnus Oestberg
Panel: Are processor/SoC discontinuities turning verification on its head?
Panel: 5G Chip Design Challenges and their Impact on Verification
SystemC Evolution Day
2022 Author Presentations
2021 Program Information
2021 Program Grid
PDF Program
Welcome Message From The General Chair
2021 Sponsors
2021 Best Paper and Poster Award Winners
Author/Poster Presentations
Tutorial Presentations
Keynote: Andreas Riexinger
Keynote: Dr. Petra Färm
Keynote: Satish Sundaresan
Keynote: Rashid Attar
Day 1 Panel: Anatomy of a Verification Flow
Day 2 Panel: Can ML be the Driver of Next-Generation Verification?
Virtual Experience Room (HUBS)
News/Media
News
Blog
Social Media
DVCon Europe Videos
DVCon Europe Photos
DVCon Europe 2022 Photos
DVCon Europe 2021 Photos
DVCon Europe 2019 Photos
DVCon Europe 2018 Photos
DVCon Europe 2017 Photos
DVCon Europe 2016 Photos
DVCon Europe 2015 Photos
DVCon Europe 2014 Photos
Steering Committee
Martin Barnasconi
General Chair
NXP Semiconductors
[email protected]
Sumit Jha
Vice Chair
Qualcomm Technologies
[email protected]
Joachim Geishauser
Celebration Chair
NXP Semiconductors
[email protected]
Stephan Gerth
Tutorial Chair
Bosch Sensortec GmbH
[email protected]
Mark Burton
Technical Program Chair
Qualcomm
[email protected]
Martin Ruhwandl
TPC Vice-Chair
Infineon Technologies AG
[email protected]
Jakob Engblom
Specialties Chair
Intel
[email protected]
Oliver Bell
Keynote Speaker Chair
Intel Corp.
[email protected]
Tran Nguyen
Panel Chair
ARM
[email protected]
Ola Dahl
SystemC Evolution Day Chair
Ericsson AB
[email protected]
Annette Bley
Promotions & Press
Annette Bley PR
[email protected]
Lynn Garibaldi
Accellera Representative/Finance Chair
Accellera Systems Initiative
[email protected]
