



REGISTRATION FORM

Name: _____

Company/Affiliation: _____

Mailing Address: _____

City: _____ Mailing State/Province: _____

Country: _____ Mailing Postal Code: _____

E-Mail Address: _____ Phone: _____

REGISTRATION FEES	Through October 31	After October 31	Selection
Accellera Member	€275	€350	
Non-Member	€300	€375	
Special Rate: Student (Authors can NOT register at this rate)	€275	€325	
SystemC Evolution Day ONLY	€25	€50	
Exhibits ONLY	FREE	FREE	

OPTIONAL ITEMS	Through October 31	After October 31	Selection
SystemC Evolution Day	€25	€50	

Acceptance of Accellera Systems Initiative policies are required to register for this event.

By submitting your registration details, you acknowledge that:

You have read and are in agreement with the [Accellera Privacy Policy](#)

May we share your name, title, company, and email address with our exhibitors & patrons? Yes <input type="checkbox"/> No <input type="checkbox"/>

May we share your name, title, company, and email address with our conference delegates? Yes <input type="checkbox"/> No <input type="checkbox"/>

Which one of the following most closely matches your current employment status? Employed in academia <input type="checkbox"/> Employed in government <input type="checkbox"/> Employed in private industry – research <input type="checkbox"/> Employed in private industry - manager of research <input type="checkbox"/> Employed in private industry - engineering/applications <input type="checkbox"/> Employed in private industry - manager of engineering/applications <input type="checkbox"/> Self-employed <input type="checkbox"/> Full-time student <input type="checkbox"/> Retired <input type="checkbox"/> Not currently employed <input type="checkbox"/> Other: _____

Is this your first time attending DVCon Europe? Yes <input type="checkbox"/> No <input type="checkbox"/>
--

How did you hear about DVCon Europe?
Website <input type="checkbox"/> Colleague/Professor <input type="checkbox"/> Social Media <input type="checkbox"/> Mailing List <input type="checkbox"/> Previous DVCon Europe <input type="checkbox"/>
If Other, please specify: _____

Please list any dietary restrictions below:

Are you a currently enrolled University Student?
Yes - Graduate <input type="checkbox"/> Yes - Undergraduate <input type="checkbox"/> No <input type="checkbox"/>

Are you an author of an accepted paper at DVCon Europe 2022?
Yes <input type="checkbox"/> No <input type="checkbox"/>
If yes, please answer the below.
1. Paper 1 Number:
2. Paper 1 Title:

Demographics Survey

What is your primary job function?
System Design <input type="checkbox"/>
Standard IC Design <input type="checkbox"/>
ASIC /SoC Design <input type="checkbox"/>
DSP Design <input type="checkbox"/>
Microprocessor/Microcontroller Design <input type="checkbox"/>
IP Development <input type="checkbox"/>
Library Development <input type="checkbox"/>
Analog/Mixed Signal <input type="checkbox"/>
EDA Methods & Tools <input type="checkbox"/>
Verification <input type="checkbox"/>
FPGAs & PLDs <input type="checkbox"/>
Multi-Chip Modules <input type="checkbox"/>
PCB Design <input type="checkbox"/>
Software/Embedded Software <input type="checkbox"/>
Student <input type="checkbox"/>

Which category most closely describes your job description? (Pick one)
Senior Management <input type="checkbox"/>
Engineering Management <input type="checkbox"/>
Design Engineer <input type="checkbox"/>
System Architecture <input type="checkbox"/>
Application Engineer <input type="checkbox"/>
Marketing <input type="checkbox"/>
Technical Marketing <input type="checkbox"/>
Product Marketing <input type="checkbox"/>
Sales <input type="checkbox"/>
Research/Academic <input type="checkbox"/>
CAD <input type="checkbox"/>
Verification Engineer <input type="checkbox"/>
Software Engineer <input type="checkbox"/>
Student <input type="checkbox"/>

What is the size in gates of your current/last design? (Pick one)
Not Applicable <input type="checkbox"/>
<1M <input type="checkbox"/>
1 - 5M <input type="checkbox"/>
5 - 10M <input type="checkbox"/>
10M - 50M <input type="checkbox"/>
50 - 100M <input type="checkbox"/>
>100M <input type="checkbox"/>

Which verification language is used by either yourself or your functional verification team? (Check all that apply)
Verilog <input type="checkbox"/>
VHDL <input type="checkbox"/>

C/C++ <input type="checkbox"/>
SystemC <input type="checkbox"/>
SystemVerilog <input type="checkbox"/>
e <input type="checkbox"/>
Not Applicable <input type="checkbox"/>

Which verification methodology is used by your functional verification team?
UVM <input type="checkbox"/>
OVM <input type="checkbox"/>
VMM <input type="checkbox"/>
eRM <input type="checkbox"/>
SystemC/TLM <input type="checkbox"/>
Proprietary <input type="checkbox"/>
Formal <input type="checkbox"/>
Emulation <input type="checkbox"/>
FPGA <input type="checkbox"/>
I am not involved <input type="checkbox"/>

How many lines of codes did your SW project have? (Pick one)
NA <input type="checkbox"/>
<1k <input type="checkbox"/>
1-10k <input type="checkbox"/>
10k-100k <input type="checkbox"/>
100k-1M <input type="checkbox"/>
>1M <input type="checkbox"/>
Not Applicable <input type="checkbox"/>

Payment: VISA MasterCard American Express Bank Transfer

Name on Credit Card: _____ Credit Card Number: _____

Expiration Date: _____ CCV: _____

Signature: _____

Please send completed form to Laura LeBlanc (lleblanc@conferencecatalysts.com).